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Abstract
Successful exploration of system-level design deci-
sions is impossible without fast and accurate esti-
mation of the impact on the system cost. In most
multimedia applications, the dominant cost factor
is related to the organization of the memory archi-
tecture. This paper presents a systematic approach
which allows effective system-level exploration of
memory organization design alternatives, based on
accurate feedback by using our earlier developed
tools. The effectiveness of this approach is illus-
trated on an industrial application. Applying our
approach, a substantial part of the design search
space has been explored in a very short time, result-
ing in a cost-efﬁcient solution which meets all design
constraints.
1 Introduction
In current practice, designers often make one big jump from a sys-
tem speciﬁcation to the implementation. This way, they hope to
save design time, but they cannot evaluate the impact of all the de-
cisions they are implicitly making. The way one part of the sys-
tem is implemented may have a huge effect on the cost of another
part of the system. These interdependencies are usually much too
complex to analyze when the focus is on the details of the system.
Problemsthen typically startpopping up later in the design process,
and solvingthem canextend the design timesigniﬁcantlyover what
was originally expected. In the end, a very costly and long overdue
product is the result.
A rough feasibility analysis before the architectural design is
often used to compensate for the lack of global view in the design
ﬂow. However, it can never accurately estimate the implementation
cost. Also, it is not very well geared towards the designer’s prob-
lems: an analysis based on the initial speciﬁcation does not show
the actual impact of the decisions the designer is making. For this,
the analysis would have to be redone with each decision, but that is
too time-consuming.
A very good alternative to a direct implementation approach, is
a stepwise reﬁnement methodology. It deﬁnes a sequence of decou-
pled steps in the design trajectory, where every step concentrates on
exploringthe alternatives andthetrade-offs fora singledesign deci-
sion. In every step, abstraction is made of the issues not relevant to
it. Thisfocusingallowsthedesignertoeffectively keepanoverview
of the system and to make global decisions about the issue at hand.
More time is spent at the higher levels of abstraction, but this pays
off later by avoiding costly iteration cycles.
However, a systematic stepwise methodology should be at least
partly supported by tools, otherwise it becomes even more time-
consuming than a direct implementation. Indeed, at every step, the
search space to be covered is still huge, especially at the lower lev-
els of abstraction because of the additional detail. Exploring a suf-
ﬁcient amount of possibilities manually takes a lot of time. The
main problem is identifying which of the possible paths have a
good chance to lead to adequate results. Therefore, in the short-
and mid-term, due to the lack of fully automated tool support for
the complete design ﬂow, fast and accurate cost estimations are a
must to evaluate the most promising alternatives and to arrive at a
good decision in every step.
Mostmultimediaapplicationsaredata-dominated,whichmeans
that the most important contribution to both the area and power cost
comefrom the data storage andthe data transfers(cfr. [14, 7]). Also
for the performance the data transfers are usually the bottleneck. In
this paper, we therefore concentrate on system-level data transfer
andstorageexploration,andon theestimationoftheareaandpower
cost due to the memory organization. Feedback on this dominant
cost is then sufﬁcient to accurately guide system-level exploration
of the data transfer and storage related decisions.
In previous work we have developed an extensive methodology
for Data Transfer and Storage Exploration (DTSE) [4]. For one of
the last stages in this methodology, the physical memory manage-
ment stage ([17, 12]), we have developed robust tool support. Its
goal is to design a customized memory organization for the appli-
cation at hand, while exploring the area, power and performance
trade-offs involved. The decision is steered by an estimation of the
memory organizationcost in terms ofarea, power and performance,
which takes into account actualmemory technologycharacteristics.
Thus, at the end of this stage an accurate estimation of the memory
organization cost can be obtained. The complete DTSE method-
ology (with its purely local design iterations) can however not be
efﬁciently applied as such in a context with a partial tool support,
because it is intended either for fully manual application or a fully
automated context. The steps can be reused but another overall
iteration scheme should be put on top of these to allow effectiveexploration in the current partially supported CAD context.
This paper lifts the use of the physical memory management
techniquesto the systemlevel, to supportglobaldesign exploration.
The resulting system-level feedback methodology is applicable to
real-life, industrial applicationsand of direct use to algorithmic and
application designers. This is shown by applying the methodology
on a realistic demonstrator application. This kind of ‘use methodol-
ogy’ for the newly developed physical memory management tools
has not been presented by us or any other research group in earlier
papers for the target domain addressed here.
The paper is organized as follows. Section 2 discusses other
work in design methodologies and cost estimation. Section 3 intro-
duces the demonstratorapplicationused here, a BinaryTree Predic-
tive Coder (BTPC). Section 4 explains the feedback methodology
and illustrates it with transformations for the BTPC. Finally, con-
clusions are drawn in Section 5.
2 Related work
Many stepwise reﬁnement methodologies exist. All of these typ-
ically focus on a speciﬁc application domain, either explicitly or
implicitly. For our target domain, only a few of them are relevant,
being initiated by early work at IMEC and Philips. Phideo [13]
at Philips is focused on periodic stream based processing of video
signals. It uses a script-based approach with the following tasks:
data-pathmapping,streamscheduling[16], memoryallocation,and
internal memory organization combined with address generation.
At IMEC, extensive research has been performed in array-ori-
ented custom memory organizations. The initial focus was on in-
place mapping [14]. Later on, the work has been oriented towards
memoryallocationandassignmentbefore theschedulingorthepro-
cedural orderingare fully ﬁxed [1, 2, 12]. On top of this, the impor-
tant storage cycle budget distribution step has been added, where
we determine the memory bandwidth requirements [17]. A com-
plete methodology for custom background memory management
(or Data Transfer and Storage Exploration (DTSE) as we call it)
has been proposed in the ATOMIUM script [3, 4]. Also extensions
to the network component (e.g. ATM) application domain [12] and
to mapping on embedded processor cores [8] have been developed.
Several other recent approaches for speciﬁc tasks in memory
management oriented to non-scalar signals have been published.
The MeSA [9] approach has been introduced at U.C.Irvine. Here,
the emphasis is on memory allocation where the cost is based both
on a layout model and on the expected performance, but where the
possibilityof arraysignals toshare commonstorage locationswhen
their life times are disjoint is neglected. Strategies to mapping ar-
rays in an algorithm on horizontally and vertically partitioned dedi-
cated memory organizations have been proposed too, at CMU [11].
In addition, array-oriented memory estimation [2, 15] has been
a topic of recent research in the system-level synthesis community.
Theearlierapproachesonlygive anideaon thesizeofthememories
involved; they do not provide feedback on the combination of real-
time requirements, area and power exploration, as targeted in this
work.
Thispapershows, fortheﬁrsttime,how feedbackfromthetools
implementingthephysicalmemorymanagementstageinourDTSE
methodology, allows exploration of the design alternatives and the
different trade-offs of the preceding stages at the system level.
3 Application demonstrator
As an illustrationof the system-level feedback methodologywe use
an industrial application from an image processing context. The
demonstratoris complex enough to be representative, andstill com-
pact enough to show the exploration results in this paper.
BinaryTreePredictiveCoding(BTPC)[10]isalosslessorlossy
image compression algorithm based on multiresolution. The im-
age is successively split into a high-resolution image and a low-
resolutionquarter-image,wherethelow-resolutionimageissplitup
further. The pixels in the high-resolution image are predicted based
on patterns in the neighbouring pixels. The remaining error is then
expected to achieve high compression ratios with an adaptive Huff-
man coder. Six different Huffman coders are used, depending on
the neighbourhood pattern. For lossy compression, the predictors
are quantized before Huffman coding.
Our design goal was an implementation of the BTPC encoder
which can deal with images up to 1024
￿ 1024 pixels in size, with
a throughput of 1 million pixels per second. The image size con-
straint determines the bitwidths and size of all arrays. The timing
constraint was used to derive the storage cycle budget for the ap-
plication, i.e. the total number of cycles that can be spent on mem-
ory accesses. We used a C speciﬁcation as input. This speciﬁca-
tion contained a large number of manifest, nested loops, with data-
dependent conditionals inside.
For the experiments in this paper, we have used two types of
memory. The on-chip memories are based on a
￿7µ memory mod-
ule generator. The manufacturer has provided us with a proprietary
areaandpower estimationfunctionforthegeneratedmemories. For
the off-chip components, we have used the EDO DRAM series of
Siemens. Here, the data sheet (available on the web) offer power
estimates for different sizes, which we entered into a table for our
tools to use. The estimation models for both memory types include
all address decoding and data buffering overhead, but don’t include
area and power cost of the interconnections. However, experiments
have shown that this simpliﬁcationwill only affect the absolute cost
ﬁgures, and not the relative comparisons between different solu-
tions.
With the given speciﬁcation and constraints, many possibilities
exist for memory managementdecisionsspeciﬁcfor a hardware de-
sign ﬂow. The following section shows the most important decision
axes available to the designer, and how memory organization feed-
back allows him/her to explore the alternatives.
4 Stepwisesystem-levelfeedbackmethodology
This section presents a methodology for global, system-level ex-
ploration, based on feedback about the memory organization cost.
The feedback used in our methodology comes from the physical
memory management stage, where the detailed memory organiza-
tion is determined. The tools in physical memory managementtake
a high-level speciﬁcation as input, for example in C, and look at the
arrays and the accesses to them to derive an optimal custom mem-
ory organization for it. Cost estimators are used in this stage to
steer the optimization. The estimations for the organization which
is ﬁnally chosen, give accurate feedback on the quality of the input
speciﬁcation.
Figure 1 sketches the steps followed in our pragmatic feedback-
based methodology. The initial system speciﬁcation is ﬁrst pruned
to concentrate on the parts relevant for the memory organization
(Subsection 4.1). Next, global transformations are applied to the
code; Subsection 4.2 relates these to the critical path in the mem-
ory accesses, which limits the maximum system throughput and
the freedom available to the physical memory management tools.
Basic group structuring (Subsection 4.3) looks at the arrays and
reorganizes them so that they better match each other. Then, a cus-
tom memory hierarchy decision for each array is evaluated (Sub-
section 4.4). Finally, the memory management design ﬂow entersPruned System Specification
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Figure 1: Stepwise reﬁnement methodology
the physical memory management stage. The storage cycle budget
distribution step (Subsection 4.5) trades off the cost of the memory
organization against the performance it allows. The results of this
step are used in the memory allocation and assignment step (Sub-
section 4.6) to determine the application’s detailed memory organi-
zation. These last two subsections explain how the physical mem-
ory management tools work. They also illustrate the trade-offs the
designercanstillmake whenthisstageisreachedinthedesignﬂow.
4.1 Pruning and basic group analysis
To facilitate the making of good decisions, it is important to high-
light what is relevant at a certain stage, and make abstraction of
what is not. To this end, the speciﬁcation code is written in such a
way that irrelevant details are hidden in separate functions, which
can be ignored during the exploration. For our methodology, the
memory accesses are important. The tools simply don’t consider
scalar-level processing which isn’t related to memory transfers, and
loops which hardly contribute to the total cycle count.
Thepruningmakes iteasierforthedesignertohaveanoverview
of the entire system. Indeed, it allows the designer to see which
decisions can have an important impact on the system as a whole,
and to concentrate only on these. Also, it is easier for the designer
to modify the pruned code when exploring different possibilities:
implementing all the details can be delayed until later, when the
ﬁnal decision has been made. In addition, pruning simpliﬁes the
job for the already available tools, so the run-times are reduced,
without a real penalty in the quality of the results.
To make the exploration feasible, the data stored in the back-
ground memories is analyzed at the array level, instead of at the
scalar level. Still, it can be treated at different levels of granularity.
For example, an array can be split in two parts, stored in differ-
ent arrays, which results in a higher total memory bandwidth for
this array. To formalize this we deﬁne basic groups [4, chapter 6].
The data is partitioned in non-overlapping basic groups, such that
they can be ordered and stored independently of each other. Basic
groups are always treated as an atomicwhole by our tools, although
their internal structure is analyzed as a multidimensional array and
not as a scalar.
To allow accurate estimation of the power consumption related
to the memory organization, the number of memory accesses has to
be known. Data ﬂow analysis can yield these ﬁgures, but for many
applications the data ﬂow is dependent on the data itself, so the
ﬁgures can only be obtained by proﬁling. Because this kind of pro-
ﬁlingis so oftennecessaryto doany memory-relatedoptimizations,
we have written software to automatically instrument the applica-
tion to gather the access counts.
The BTPC application contains 18 important arrays which will
be considered as basic groups, the others are small enough to be
treated at the scalar level. Three basic groups are very large: 1M,
the sizeof theinputimage. Theothersare ofthe orderof magnitude
of 256 or 512 words. The bitwidths of the basic groups can vary a
lot: thesmallestarrayisonlytwobitswide,thelargestneedstwenty
bits. Every array is initially considered as one basic group, but the
ﬁnal decision will only be made at the basic group (re)structuring
stage (Section 4.3).
4.2 Critical path reduction
The execution speed ofan applicationcan be increasedby introduc-
ing parallelism. This is valid for the memory architecture as well:
multiple memories with parallel buses, and also multiport memo-
ries, allow a larger memory bandwidth and thus faster execution if
the memory accesses are the bottleneck. However, there is a limita-
tion to this: dependencies between memory accesses demand a cer-
tain amount of sequentialism. The minimal chain of dependencies
limits the application’s execution speed. This is called the memory
access critical path (MACP). Analyzing and reducing the MACP
is the ﬁrst task in our proposed methodology. The analysis of the
MACP for a given C code canbe efﬁciently performedby our phys-
ical memory management tools.
If it is unnecessarily large, the critical path can be reduced with
global data-ﬂow and loop transformation, as described in [5] and
[4, chapter 8]. These increase the freedom for the later stages to
exploit parallelism. Sometimes, the MACP is even too long for the
application to meet its real-time constraints. In this case, the loop
transformations are essential. For the BTPC application, there is
no such problem, so no loop transformations are strictly required.
Because data and loop transformations have been treated elsewhere
(see e.g. [4, chapter 8] and its references), this topic falls outside
the scope of this paper.
4.3 Basic group structuring
In the input analysis and pruning step, the important arrays in the
application have been identiﬁed as the basic groups. However, by
taking the arrays as is, an axis of freedom is disregarded. Indeed,
two arrays can be merged into a single array of data structures with
a ﬁeld for every constituent. Conversely, an array of data structures
can be split up, or recombined with another array. These decisions
are called basic group (re)structuring. Here, we consider two ex-
ploration axes: compaction and merging (Figure 2).
Basic group compaction takes different words of a single array
together to form an array with a larger bitwidth and fewer words
(see Figure 2(a)). This is especially useful for arrays with a very
small bitwidth: the compaction brings the bitwidth to a level com-
parable to the other arrays. This is important to avoid bitwidth
waste: when two arrays with differing bitwidth are stored in the
same memory, the upper bits of the narrow array will be wasted.
On the other hand, an extra read access is required for every write
access, to make sure the old value of the other words isn’t overwrit-
ten. Thus, a trade-off has to be made between the better matching
with other arrays, and the extra memory accesses.
Basic group merging combines two different arrays to form one
data structure (see Figure 2(b)). This is especially useful when the
two arrays are often read together, at the same index. Then, only
one access is needed to fetch both values. On the other hand, an
extra read access is again required for write accesses to only one
of the two arrays. Thus, again a trade-off has to be made between
the savings and the extra accesses, but also taking into account the
changing bitwidth waste.(a) (b)
Figure 2: Basic group (a) compaction and (b) merging
In [11], the sameissues are considered,but at the memory level:
the main goal there is to ﬁnd a good mapping into memories, while
for us, it is reducing the number of memory accesses. In [6], a
methodology for reducing the accesses to data structures with mul-
tiple ﬁelds is developed.
In the BTPC application, there is a large array, called ridge,
which is only two bits wide. That makes it a good candidate for ba-
sic group compaction. On the other hand, the ridge array is almost
always read and written together with an 8-bit wide array called
pyr, making it a perfect candidate for basic group merging too.
With the help of the physical memory management tools, the
three possibilities (compaction, merging, or nothing at all) can be
explored in a short time. Three versions of the source code are
produced: one is the original version, in the second, three accesses
to the ridge array are grouped together into one access, and in the
third version the ridge and pyr arrays are merged together into a
single array of C structs. Because the tools work with the pruned
source code, it is not necessary to implement the modiﬁcations in
full detail to obtain the cost estimations. Only the ﬁnal decision
has to be implemented in full detail. This considerably reduces the
design time spent on exploration.
Table 1 shows the resultingcost ﬁguresfor the three basicgroup
structuring schemes. The effect of compacting the ridge array is
rather small. The effect of merging, on the other hand, is pretty sig-
niﬁcant. This can come as a surprise, as the merged basic group is
now 10 bits wide, and therefore requires a 16-bit off-chip memory,
which consumes more power than an 8-bit memory. However, this
overhead is easily compensated because the memory bandwidth re-
quirement is relaxed. Indeed, because of the reduction in off-chip
memory accesses, there is more freedom for the organization of the
other accesses. This is reﬂected by the reduced cost of the on-chip
memory organization.
Version on-chip on-chip off-chip
area [mm2] power [mm2] power [mW]
No structuring 85.0 47.3 208.0
ridge compacted 82.2 46.1 204.6
ridge and pyr merged 65.4 39.4 130.2
Table 1: Basic group structuring for the BTPC application
The results for the BTPC demonstrator show the important in-
ﬂuence of the basic group structuring decision. They also indicate
the difﬁculty of guessing the impact of such a decision manually,
especially because of the indirect effect on the critical path and the
memory bandwidth. Finally, the different possibilities can be ex-
plored with only little changes to the pruned code.
4.4 Memory hierarchy decision
With the results obtained in the basic group structuring step, the de-
signer already gets some feedback about the memory organization.
This feedback can be used in the next step of our methodology, the
memory hierarchy decision, to concentrate on the most critical ar-
rays in the application. In a memory hierarchy, like in a cache, the
heavily accessed data is copied into a smaller memory. The smaller
memory will consume less power per access than the large one. In
addition, the speed requirement of the large memory is relaxed, and
small high-performance memories have a much lower cost, in all
respects, than large ones. All these issues have to be traded off
against the extra memory area required for the smaller memories,
and the extra transfers required for the copying between layers.
In our approach to memory hierarchy, a fully custom solution
is targeted. There are no automatic copies and storage like in a
hardware-controlled cache. Instead, every memory access can be
explicitly directed to one speciﬁc memory hierarchy layer, and all
copies from one layer to another can be expressed at compile time
in the source code. Also, a memory access doesn’t always have to
go to the top layer: the lower layers can be accessed directly in our
model. Finally, for every basic group, a separate memory hierar-
chy decision is made, depending on their data reuse possibilities. A
formal approach to the memory hierarchy decision, including for-
mulation and decomposition into substeps, has been presented in
[18] and [4, chapter 9]. In contrast, this paper shows a pragmatic,
manual approach based on cost feedback.
For the BTPC demonstrator, the results of the previous step in-
dicated one particular array as being critical for power consump-
tion: the image array. Figure 3 shows the memory hierarchy pos-
sibilities for this array. Parts of the image array are copied into a
smallerarray, yhierbeforethey areused. Fromthere, they are again
copied into an even smaller array, ylocal.
Layer 0 Layer 1 Layer 2
yhier image
1M
5K 2-port
1-port
Data-
paths
ylocal
12 registers
Figure 3: Memory hierarchy for the image array
From Figure 3, four possible memory hierarchies can be de-
rived. One possibility is no hierarchy at all — this is the implicit
choice if the memory hierarchy decision step is skipped. Two other
possibilities are to add one resp. two layers of hierarchy. A ﬁnal,
less obvious option, is to include only hierarchy layer 0 (ylocal),
without an intermediary layer.
With the physical memory management tools, the four possi-
bilities can be quickly evaluated. Table 2 shows the results. The
solution without any hierarchy is very expensive because a two-
port off-chip memory is needed for image. For the other three al-
ternatives, one single off-chip memory is sufﬁcient, and the power
consumptionof the off-chip memories is signiﬁcantly reduced. The
price to pay for this is a higher power consumption in the on-chip
memories, and extra on-chip memory area for the yhier and ylocal
layers.
Version on-chip on-chip off-chip
area [mm2] power [mm2] power [mW]
No hierarchy 65.4 39.4 130.2
Only layer 1 (yhier) 119.0 85.8 87.4
Only layer 0 (ylocal) 67.1 41.7 98.1
2 layers (both) 99.7 62.7 87.4
Table 2: Memory hierarchy decision for the BTPC application
Of the three memory hierarchy options, the one with layer 0
only is the best one in all respects: it uses the least on-chip area,
consumes the least on-chip power, and the least total power. Thereis no improvement in power by also having the hierarchy layer 1,
because the extra copies between the layers nullify the gain of ac-
cessing a smaller memory.
The memory hierarchy decision it relies on sufﬁcient locality of
access to be present in the code. For the other arrays in the BTPC,
the localityis not goodenough for a memory hierarchyto be useful.
Loop transformations to improve temporal locality could be used to
also create possibilities for other arrays than the image array, but
this issue falls outside the scope of this paper.
4.5 Storage cycle budget distribution
When the memory hierarchy has been chosen, the physical mem-
ory management stage can begin. Physical memory management
is the design of a custom memory organization for an application.
The memory organization must be as cost-efﬁcient as possible, but
on the other hand the performance must be high enough to meet
the real-time constraints. In the storage cycle budget distribution
step, the minimalmemory bandwidthrequired to meet the real-time
constraints is derived. This step is followed by the memory alloca-
tion and assignment step, where a memory architecture is designed
based on the constraints generated in this step.
For ﬂat ﬂow-graphs (i.e. code without loops), we have devel-
oped the ﬂow-graph balancing technique to automate the memory
bandwidthcost/performancetrade-off (published in [12, 17] and [4,
chapter 10]). This technique still needs to be extended to deal with
loops, which are typically present in multimedia applications. The
experiments in this paper rely on preliminary work in this area, im-
plemented in a prototype tool.
The approach taken in storage cycle budget distribution is to or-
der the memory accesses such that the required memory bandwidth
is minimized. In our application domain, an overall cycle budget
for the memory transfers is put forward, corresponding to the real-
time constraints. This storage cycle budget must then be distributed
over the different loop nests, resulting in a cycle budget for every
loop body. The memory accesses of every loop body are ﬁnally or-
dered using the earlier ﬂow-graph balancing technique, but taking
into account the decisions made for the other loop bodies.
We have developed tools which automate the storage cycle bud-
get distribution step, but the designer still has to choose the overall
cycle budget. The real-time constraint gives an upper limit to the
storage cycle budget. However, this assumes that all data transfers
can be in parallel with the data processing itself, by introducing
a system pipeline between the memory architecture and the data-
paths. The designer can opt for a lower storage cycle budget, to
allow more cycles for the data processing and to reduce the over-
head of the system pipeline. Indeed, it is often possible to tighten
the storage cycle budget, with little or no increase in the cost of
the memory organization. With the physical memory management
tools, it is very easy to try out different cycle budgets to trade off
the memory organization cost against reducing the system pipeline
overhead and additional data-path scheduling freedom.
Table 3 shows the evolution of the memory organization costs
when decreasing the cycle budget. The jumps in the cycle budget
occur because a decrease of the budget of one loop body, which is
executed 300 000 times, reduces the overall budget with 300 000
cycles. The table shows that 2 093 184 extra cycles, on a total of
20 million, can be spared for data-path scheduling, without inﬂu-
encing the cost of the memory organization much.
Instead of tightening the storage cycle budget, it could also be
relaxed to see how this inﬂuences the memory organization cost.
This may be an option if the real-time constraint results in a very
costly memory architecture, and it is feasible to relax it a little to
arrive at a much more cost-efﬁcient solution.
Extra cycles on-chip on-chip off-chip
for data-path area [mm2] power [mm2] power [mW]
86 144 (0.4%) 64.4 39.0 98.1
2 351 232 (11.8%) 66.0 40.1 98.1
3 133 568 (15.7%) 84.0 47.7 98.1
3 481 728 (17.4%) 74.3 40.0 138.7
Table 3: Different cycle budgets for the BTPC application
4.6 Memory organization exploration
Based on the storage bandwidth constraints obtained with the cycle
budget distribution step, the detailed memory organization can be
speciﬁed. This task is tackled in the memory allocation and assign-
ment step, published in [12] and [4, chapter 11]. First, the number
and type of memories is chosen, during the memory allocation sub-
step. Then, every basic group is assigned to one of the allocated
memories in the signal-to-memory assignment substep. An esti-
mate of the dimensions of each memory is derived from the dimen-
sions of the basic groups assigned to it — the precise dimensions
are only known after the in-place mapping stage [4, chapter 12],
which falls out of the scope of this paper. The in-place mapping
stage decides on the actual data organization inside each memory.
The result of these steps, makes it possible to establish the various
costs related to the ﬁnal memory organization.
The memory architecture cost heavily hinges on the signal-to-
memory assignment. Therefore, it is essential to make a good de-
cision here. Because this is a non-trivial task when many basic
groups are involved, we have developed software to automate it.
The signal-to-memory assignment tool ﬁnds the optimal assign-
ment based on cost models speciﬁc for the target memory tech-
nology. The cost ﬁgures found for the optimal assignment implic-
itly give the designer feedback about the memory architecture cost.
This is the feedback that was also used in the previous sections to
evaluate different system-level design decisions.
In the storage cycle budget distribution step, constraints were
derived for the minimal bandwidth that the memory architecture
has to provide. This still leaves freedom to allocate more memo-
ries. This this freedom can be exploited to trade off between power
consumption and chip area. The power consumption of on-chip
memories is dependent in a sub-linear way on the memory size.
Therefore, one way to reduce the on-chip power consumption is by
splitting up memories. On the other hand, every memory usually
incurs an overhead in area. In addition, the complexity of the sys-
tem buses increases with extra memories. These penalties have to
be traded off with the power gain of additional memories by evalu-
ating the cost of the more distributed memory architecture.
Using the signal-to-memory assignment tool, the trade-off for
different memory allocations can be quickly evaluated. Table 4
showsthecostﬁguresofdifferentmemoryallocationsfortheBTPC
application. When allocating a few extra memories, not only power
consumption but also the area decreases. This is the effect of avoid-
ing bitwidth waste: with only a few memories, basic groups with
differing bitwidths have to be stored in the same memory, so that
some of the memory area isn’t actually used. When allocating still
more memories, the power consumption of the memories keeps
dropping because the memories become smaller, but the address
decoding and other overheads for each memory, push the area cost
upwards again. Finally, the power consumption will also rise again
due to the interconnect-related power.
By trying out a number of memory allocations, the designer
can efﬁciently select one which ﬁts best in the given context, taking
into account other limitations like the layout problems when many
memories have to be placed and many buses have to be routed.
After the memory organization exploration stage is done, theVersion on-chip on-chip off-chip
area [mm2] power [mm2] power [mW]
4 on-chip memories 84.0 47.7 98.1
5 on-chip memories 78.1 38.6 98.1
8 on-chip memories 65.7 29.3 98.1
10 on-chip memories 67.7 26.9 98.1
14 on-chip memories 69.5 25.1 98.1
Table 4: Different memory allocations for the BTPC applica-
tion
background memory organization has been fully designed. This
concludesthe memorymanagementissues. The ﬁnalmemoryorga-
nization and the transformed system speciﬁcation can now be used
as inputfor the realizationof data-processingandscalar-level (fore-
ground) data transfer and storage issues.
5 Conclusions
The demonstrator application explored in this paper shows that ac-
curate and fast feedback about the memory organization cost as-
pects is crucial to steer global system-level data transfer and stor-
age optimizations. The feedback results from prototype tools im-
plementing the memory organization exploration stage of a full
stepwisereﬁnementdesignﬂowformemory-intensive applications.
These tools make an accurate evaluation of the memory organi-
zation cost in terms of area, power and performance. With this
feedback, it was possible to explore a substantial part of the de-
sign search space for the used demonstrator in a short design time,
resulting in a very cost-efﬁcient solution which meets all design
constraints.
The memory organisation cost feedback is not used in an ad-
hoc fashion, but embedded in a systematic system-level feedback
design methodology. For every step there is a huge search space to
be explored. For the most time-consuming and error-prone steps,
the exploration has been automated. But for the other steps, the
designer has to apply a systematic approach to reduce the search
space to a small number of promising paths. The accurate and early
feedback which is available with our tools, allows the designer to
quickly evaluate each of these paths. In addition, it provides more
conﬁdence that the pursued path leads to a feasible implementation
which meets the design constraints.
The proposed feedback methodology bridges the gap between
the researchers developing more advanced methodologies, and the
designers who have to apply them. Robust tools for all difﬁcult
steps are desirable to enable an easy introduction of the earlier pub-
lished“complete”methodologiesin an industrialcontext, butit will
take several years before all these tools have been developed. To
solve thisbottleneck,thedesignerscanalreadyeffectivelyapply the
proposed more pragmatic methodology, with the help of the tools
that are already available.
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